

FEATURES:

- Organized as 128K x8 / 256K x8
- 2.7-3.6V Read Operation
- Superior Reliability
 - Endurance: At least 1000 Cycles
 - Greater than 100 years Data Retention
- Low Power Consumption
 - Active Current: 20 mA (typical)
 - Standby Current: 2 μA (typical)
- Fast Read Access Time
 - 70 ns (PLCC or TSOP)
 - 90 ns (PDIP)

- Fast Byte-Program Operation
 - Byte-Program Time: 15 µs (typical)
 Chip Program Time: 2 seconds (typical) for SST27VF010 4 seconds (typical) for SST27VF020
- Electrical Erase Using Programmer
 - Does not require UV source
 - Chip-Erase Time: 100 ms (typical)
- JEDEC Standard Byte-wide EPROM Pinouts
 - Packages Available
 - 32-lead PLCC
 - 32-lead TSOP (8mm x 14mm)
 - 32-pin PDIP

PRODUCT DESCRIPTION

The SST27VF010/020 are 128K x8 / 256K x8 CMOS, Many-Time Programmable (MTP) low cost flash, manufactured with SST's proprietary, high-performance SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches. These MTP devices can be electrically erased and programmed at least 1000 times using an external programmer with a 12V power supply. They have to be erased prior to programming. These devices conform to JEDEC standard pinouts for byte-wide memories.

Featuring high performance Byte-Program, the SST27VF010/020 provide a Byte-Program time of 15 μ s. Designed, manufactured, and tested for a wide spectrum of applications, these devices are offered with an endurance of at least 1000 cycles. Data retention is rated at greater than 100 years.

The SST27VF010/020 are suited for applications that require infrequent writes and low power nonvolatile storage. These devices will improve flexibility, efficiency, and performance while matching the low cost in nonvolatile applications that currently use UV-EPROMs, OTPs, and mask ROMs.

To meet surface mount and conventional through hole requirements, the SST27VF010/020 are offered in 32-pin PDIP, 32-lead PLCC, and 32-lead TSOP packages. See Figures 1, 2, and 3 for pin assignments.

Device Operation

The SST27VF010/020 are a low cost flash solution that can be used to replace existing UV-EPROM, OTP, and mask ROM sockets. These devices are functionally (read and program) and pin compatible with industry standard EPROM products. In addition to EPROM functionality, these devices also support electrical Erase operation via an external programmer. They do not require a UV source to erase, and therefore the packages do not have a window.

Read

The Read operation of the SST27VF010/020 is controlled by CE# and OE#. Both CE# and OE# have to be low for the system to obtain data from the outputs. Once the address is stable, the address access time is equal to the delay from CE# to output (T_{CE}). Data is available at the output after a delay of T_{OE} from the falling edge of OE#, assuming that CE# pin has been low and the addresses have been stable for at least T_{CE} - T_{OE} . When the CE# pin is high, the chip is deselected and a typical standby current of 2 μ A is consumed. OE# is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either CE# or OE# is high.



Byte-Program Operation

The SST27VF010/020 are programmed by using an external programmer. The programming mode for SST27VF010/020 is activated by asserting 11.4-12.0V on V_{PP} pin, V_{DD} = 2.7-3.6V, V_{IL} on CE# pin, and V_{IH} on OE# pin. These devices are programmed byte-by-byte with the desired data at the desired address using a single pulse (PGM# pin low for SST27VF010/020) of 15 μ s. Using the MTP programming algorithm, the Byte-Programming process continues byte-by-byte until the entire chip has been programmed.

Chip-Erase Operation

The only way to change a data from a "0" to "1" is by electrical erase that changes every bit in the device to "1". Unlike traditional EPROMs, which use UV light to do the Chip-Erase, the SST27VF010/020 uses an electrical Chip-Erase operation. This saves a significant amount of time (about 30 minutes for each Erase operation). The entire chip can be erased in a single pulse of 100 ms (PGM# pin for SST27VF010/020). In order to activate the Erase mode for SST27VF010/020, the 11.4-12.6V is applied to the A₉ pin, 11.4-12.0V is applied to the V_{PP} pin, V_{DD} = 2.7-3.6V, V_{IL} on CE# pin, and V_{IH} on OE# pin. All other address and data


pins are "don't care". The falling edge of CE# (PGM# for SST27VF010/020) will start the Chip-Erase operation. Once the chip has been erased, all bytes must be verified for FFH. Refer to Figure 9 for the flowchart.

Product Identification Mode

The Product Identification mode identifies the devices as the SST27VF010 or SST27VF020 and manufacturer as SST. This mode may be accessed by the hardware method. To activate this mode for SST27VF010/020, the programming equipment must force V_H (11.4-12.6V) on address A₉ with V_{PP} pin at V_{DD} (2.7-3.6V) or V_{SS}. Two identifier bytes may then be sequenced from the device outputs by toggling address line A₀. For details, see Table 3 for hardware operation.


TABLE 1: PRODUCT IDENTIFICATION

	Address	Data
Manufacturer's ID	0000H	BFH
Device ID		
SST27VF010	0001H	A9H
SST27VF020	0001H	AAH
		T1.0 1251



1 Mbit / 2 Mbit Many-Time Programmable Flash SST27VF010 / SST27VF020








FIGURE 2: PIN ASSIGNMENTS FOR 32-LEAD TSOP (8MM X 14MM)






FIGURE 3: PIN ASSIGNMENTS FOR 32-PIN PDIP



Symbol	Pin Name	Functions	
A _{MS} ¹ -A ₀	Address Inputs	To provide memory addresses	
DQ ₇ -DQ ₀	Data Input/output	To output data during Read cycles and receive input data during Program cycles The outputs are in tri-state when OE# or CE# is high.	
CE#	Chip Enable	To activate the device when CE# is low	
OE#	Output Enable	To gate the data output buffers during Read operation	
V_{PP}	Power Supply for Program or Erase	High voltage pin during Chip-Erase and programming operation 11.4-12.0V	
V _{DD}	Power Supply	To provide 3.0V supply (2.7-3.6V)	
V _{SS}	Ground		
NC	No Connection	Unconnected pins.	
	•		T2.0 1251

TABLE 2: PIN DESCRIPTION

1. A_{MS} = Most significant address

 $A_{MS} = A_{16}$ for SST27VF010 and A_{17} for SST27VF020

TABLE 3: OPERATION MODES SELECTION

Mode	CE#	OE#	PGM#	A ₉	V _{PP}	DQ	Address
Read	VIL	VIL	X ¹	A _{IN}	V_{DD} or V_{SS}	D _{OUT}	A _{IN}
Output Disable	VIL	V _{IH}	Х	Х	V_{DD} or V_{SS}	High Z	A _{IN}
Program	VIL	VIH	VIL	A_{IN}	V _{PPH}	D _{IN}	A _{IN}
Standby	VIH	Х	Х	Х	V_{DD} or V_{SS}	High Z	Х
Chip-Erase	VIL	V _{IH}	V_{IL}	V_{H}	V _{PPH}	High Z	Х
Program/Erase Inhibit	VIH	Х	Х	Х	V _{PPH}	High Z	Х
Product Identification	V _{IL}	V _{IL}	х	V _H	V_{DD} or V_{SS}	Manufacturer's ID (BFH) Device ID ²	$A_{MS}^{3} - A_1 = V_{IL}, A_0 = V_{IL}$ $A_{MS}^{3} - A_1 = V_{IL}, A_0 = V_{IH}$

1. X can be V_{IL} or $V_{IH,}$ but no other value. 2. Device ID = A9H for SST27VF010 and AAH for SST27VF020

3. A_{MS} = Most significant address

 $A_{MS} = A_{16}$ for SST27VF010 and A_{17} for SST27VF020

Note: V_{PPH} = 11.4-12.0V, V_H = 11.4-12.6V

T3.0 1251



Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	
Storage Temperature	65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential	0.5V to V _{DD} +0.5V
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V _{DD} +2.0V
Voltage on A_9 and V_{PP} Pin to Ground Potential	0.5V to 13.2V
Package Power Dissipation Capability (Ta = 25°C)	1.0W
Through Hold Lead Soldering Temperature (10 Seconds)	300°C
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ¹	50 mA

OPERATING RANGE

Range	Ambient Temp	V _{DD}	V _{PP}
Commercial	0°C to +70°C	2.7-3.6V	11.4-12.0V

AC CONDITIONS OF TEST

Input Rise/Fall Time 5 ns	
Output Load $C_L = 30 \text{ pF}$	
See Figures 7 and 8	



TABLE4: READ MODE DC OPERATING CHARACTERISTICS $V_{DD} = 2.7-3.6V$,
 $V_{PP}=V_{DD}$ OR V_{SS} (Ta = 0°C to +70°C (Commercial))

			Limits		
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	V _{DD} Read Current				Address input= V_{ILT}/V_{IHT} at f=1/T _{RC} Min $V_{DD}=V_{DD}$ Max
			15	mA	CE#=OE#=V _{IL} , all I/Os open
I _{PPR}	V _{PP} Read Current				Address input=V _{ILT} /V _{IHT} at f=1/T _{RC} Min V _{DD} =V _{DD} Max, V _{PP} =V _{DD}
			100	μA	CE#=OE#=V _{IL} , all I/Os open
I _{SB}	Standby V _{DD} Current		15	μA	CE#=V _{DD} -0.3, V _{DD} =V _{DD} Max
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current		10	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
V _{IL}	Input Low Voltage		0.8	V	V _{DD} =V _{DD} Min
VIH	Input High Voltage	$0.7V_{DD}$		V	V _{DD} =V _{DD} Max
VIHC	Input High Voltage (CMOS)	V _{DD} -0.3		V	V _{DD} =V _{DD} Max
V _{OL}	Output Low Voltage		0.2	V	I_{OL} =100 µA, V _{DD} =V _{DD} Min
V _{OH}	Output High Voltage	V _{DD} -0.3		V	I _{OH} =-100 μA, V _{DD} =V _{DD} Min
I _H	Supervoltage Current for A9		200	μA	CE#=OE#=V _{IL} , A ₉ =V _H Max

T4.0 1251

TABLE5: PROGRAM/ERASE DC OPERATING CHARACTERISTICS VDD = 2.7-3.6V, VPP = VPPH (Ta=25°C±5°C)

		Limits		3	
Symbol	Parameter	Min	Max	Units	Test Conditions
I _{DD}	V _{DD} Erase or Program Current		20	mA	$CE\#=PGM\#=V_{IL}, OE\#=V_{IH}, V_{PP}=11.4-12.0V, V_{DD}=V_{DD} Max$
I _{PP}	V _{PP} Erase or Program Current		3	mA	CE#=PGM#=V _{IL,} OE#=V _{IH} , V _{PP} =11.4-12.0V, V _{DD} =V _{DD} Max
ILI	Input Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO}	Output Leakage Current		10	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
V _H	Supervoltage for A ₉	11.4	12.6	V	CE#=OE#=V _{IL,}
I _H	Supervoltage Current for A9		200	μA	CE#=OE#=V _{IL} , A ₉ =V _H Max
V _{PPH}	High Voltage for V _{PP} Pin	11.4	12.0	V	

T5.0 1251



TABLE 6: RECOMMENDED SYSTEM POWER-UP TIMINGS

Symbol	Parameter	Minimum	Units
T _{PU-READ} ¹	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Write Operation	100	μs

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 7: CAPACITANCE (Ta = 25°C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	$V_{I/O} = 0V$	12 pF
C _{IN} ¹	Input Capacitance	$V_{IN} = 0V$	6 pF
			T7.0 1251

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 8: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	1000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
Ilth1	Latch Up	100	mA	JEDEC Standard 78

T8.0 1251

T6.0 1251

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.



AC CHARACTERISTICS

			/F010-70 /F020-70	SST27V SST27V		
Symbol	Parameter	Min	Max	Min	Мах	Units
T _{RC}	Read Cycle Time	70		90		ns
T _{CE}	Chip Enable Access Time		70		90	ns
T _{AA}	Address Access Time		70		90	ns
T _{OE}	Output Enable Access Time		35		45	ns
T _{CLZ} 1	CE# Low to Active Output	0		0		ns
T _{OLZ} 1	OE# Low to Active Output	0		0		ns
T _{CHZ} ¹	CE# High to High-Z Output		25		30	ns
T _{OHZ} 1	OE# High to High-Z Output		25		30	ns
T _{OH} ¹	Output Hold from Address Change	0		0		ns

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 9: READ CYCLE TIMING PARAMETERS V_{DD} = 2.7-3.6V (Ta = 0°C to +70°C (Commercial))

T9.0 1251

TABLE 10: PROGRAM/ERASE CYCLE TIMING PARAMETERS (Ta = $25^{\circ}C \pm 5^{\circ}C$)

Symbol	Parameter	Min	Max	Units
T _{CES}	CE# Setup Time	1		μs
T _{CEH}	CE# Hold Time	1		μs
T _{AS}	Address Setup Time	1		μs
T _{AH}	Address Hold Time	1		μs
T _{PRT}	V _{PP} Pulse Rise Time	50		ns
T _{VPS}	V _{PP} Setup Time	1		μs
T _{VPH}	V _{PP} Hold Time	1		μs
T _{PW}	PGM# Program Pulse Width	15	25	μs
T _{EW}	PGM# Erase Pulse Width	100	200	ms
T _{DS}	Data Setup Time	1		μs
T _{DH}	Data Hold Time	1		μs
T _{VR}	A ₉ Recovery Time for Erase	1		μs
T _{ART}	A9 Rise Time to 12V during Erase	50		ns
T _{A9S}	A9 Setup Time during Erase	1		μs
T _{A9H}	A9 Hold Time during Erase	1		μs

T10.0 1251






FIGURE 4: READ CYCLE TIMING DIAGRAM




FIGURE 5: CHIP-ERASE TIMING DIAGRAM






FIGURE 6: BYTE-PROGRAM TIMING DIAGRAM



Preliminary Specifications




FIGURE 7: AC INPUT/OUTPUT REFERENCE WAVEFORMS




FIGURE 8: A TEST LOAD EXAMPLE

1 Mbit / 2 Mbit Many-Time Programmable Flash SST27VF010 / SST27VF020






FIGURE 9: CHIP-ERASE ALGORITHM







FIGURE 10: BYTE-PROGRAM ALGORITHM



PRODUCT ORDERING INFORMATION



Valid combinations for SST27VF010

SST27VF010-70-3C-NH SST27VF010-70-3C-NHE	SST27VF010-70-3C-WH SST27VF010-70-3C-WHE	
		SST27VF010-90-3C-PH SST27VF010-90-3C-PHE

Valid combinations for SST27VF020


SST27VF020-70-3C-NH	SST27VF020-70-3C-WH	
SST27VF020-70-3C-NHE	SST27VF020-70-3C-WHE	
		CCTO

SST27VF020-90-3C-PH SST27VF020-90-3C-PHE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.




PACKAGING DIAGRAMS



32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NH


1 Mbit / 2 Mbit Many-Time Programmable Flash SST27VF010 / SST27VF020





SST PACKAGE CODE: WH





SST PACKAGE CODE: PH

Revision History

Number	Description	Date
00	Initial Release	Dec 2003

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com